

Half Adder

I/P: A [augend & addend bits] O/P: sum : carry


The logic circuit which performs two bit binary Addition is called Half Adder.

① Truth table

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




② Kmap




$$S = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$




$$C = AB$$

④



Full Adder (Circuits that performs 3 input

addition is called Full Adder.



Truth table

A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1

Kmap for sum


	C _{in}			
	00	01	11	10
A				
0	0	1	0	1
1	1	0	1	0

	Carry			
	00	01	11	10
A				
0	0	0	1	0
1	0	1	1	1


$$\text{Sum} = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= A \oplus B \oplus C_{in}$$

$$\text{Carry} = BC_{in} + AC_{in} + AB$$



Implementation of Full adder using Two Half Adders



n - Bit Parallel Adder

A single full adder is capable of adding two one bit numbers & an I/P carry. In order to add binary numbers more than one bit additional full adders must be employed.


A n bit parallel adder can be constructed using number of full adders connected in parallel.

From above diagram


$$\begin{aligned} \text{Cout} &= AB + (A \oplus B) C_{in} \\ &= AB + C_{in} (A\bar{B} + \bar{A}B) \\ &= AB + A\bar{B}C_{in} + \bar{A}BC_{in} \\ &= AB(C_{in} + 1) + A\bar{B}C_{in} + \bar{A}BC_{in} \\ &= A\bar{B}C_{in} + AB + \bar{A}BC_{in} \\ &= A\bar{B}C_{in} + AB + \bar{A}BC_{in} \\ &= A\bar{B}C_{in} + AB(C_{in} + 1) + \bar{A}BC_{in} \\ &= A\bar{B}C_{in} + AB + \bar{A}BC_{in} \end{aligned}$$

$$\text{Cout} = A\bar{B}C_{in} + AB + \bar{A}BC_{in}$$


Fig shows the n bit parallel adder



Ex Design 4 bit adder using FA




Logic diagram of 4 bit 1111 Adder



Look Ahead Carry Generator

Speeding up this process by eliminating inter stage carry delay is called look ahead carry addition. This method utilizes the logic gates to look at the lower order bits of the augend and addend to see if a higher order carry is to be generated. It uses two functions: Carry generate & carry propagate.

Consider the full adder ckt as shown



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$O/p \text{ Sum } S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

Now the Boolean Expression for the carry o/p of each stage can be written as follows.

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + (G_1 + P_1 C_1) P_2$$

$$= G_2 + P_2 G_1 + P_2 P_1 C_1$$

$$C_4 = G_3 + P_3 C_3$$


$$= G_3 + P_3 (G_2 + P_2 C_2)$$

$$= G_3 + P_3 G_2 + P_3 P_2 C_2 = G_3 + P_3 G_2 + P_3 P_2 (G_1 + P_1 C_1)$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$


From above Boolean Expression it can be seen that C_4 does not have to wait for C_3 & C_2 to propagate. In fact C_4 is propagated at the same time as C_3 .

4 bit Parallel adder with look ahead carry generator



Subtractor (Half-subtractor)

Truth table



I/P		O/P	
A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1

K map

Difference

	A	B	
	0	1	
0	0	1	1
1	1	0	1

Borrow


	B	0	1
0	0	1	0
1	0	1	0

$$\text{Difference} = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

$$\text{Borrow} = \bar{A}B$$

Logic diagram



Full Subtractor

A full subtractor is a combinational circuit that performs a subtraction between two bits, taking into account borrow of the lower significant.

Inputs			Outputs	
A	B	B _{in}	D	B _{out}
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Kmap D

	B _{in}	00	01	11	10
A	0	0	1	0	1
	1	1	0	1	0


B_{out}

	B _{in}	00	01	11	10
A	0	0	1	1	1
	1	0	0	1	0


$$D = \bar{A}\bar{B}B_{in} + \bar{A}B\bar{B}_{in} + A\bar{B}\bar{B}_{in} + AB B_{in}$$

$$B_{out} = \bar{A}B_{in} + \bar{A}B + BB_{in}$$

$$= A \oplus B \oplus B_{in}$$



Implementation of full subtractor with two subtractors.




$$B_{out} = \bar{A}B + (A \oplus B) B_{in}$$

0	1	1	0	0
0	1	0	0	1


n Bit Parallel subtractor

Subtraction = 2's Complement Addition
(1's complement + 1)



Binary Adder-subtractor

1 bit adder-subtractor.




The addition & subtraction operations can be combined into one circuit with one common binary adder.

M controls the operation.

If $M=0$: Circuit is adder $\rightarrow B \oplus 0 = B$ $C_{in}=0$
 $M=1$: " " " " Subtractor. $B \oplus 1 = \bar{B}$ $C_{in}=1$
2's complement of B

The ckt operates A-B.

Decoder



A decoder is a multiple input, multiple-output logic circuit which converts coded inputs into coded outputs. where I/p


& o/p codes are different.

- n inputs produced 2^n possible outputs.
- 2^n output values are 0 through $2^n - 1$.

Binary decoder

A decoder which has an n -bit binary input code and a one activated output out of 2^n output code is called binary decoder.

2 to 4 decoder




Truth table

Inputs			Outputs			
EN	A	B	Y_3	Y_2	Y_1	Y_0
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0


Q Draw the circuit for 3 to 8 decoder

Ans

Inputs				Outputs							
EN	A	B	C	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



Encoder



- A Encoder is a digital circuit that performs inverse operation of decoder.
 2^n I/P lines to n O/P lines

Octal to Binary Encoder

It has 8 I/P's & 3 O/P's generates corresponding binary code. In Encoder's It is assumed that only one input has a value of 1 at any given time otherwise circuit is meaningless.


Truth table

Inputs								Outputs		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$A = 4 + 5 + 6 + 7 \quad C = 1 + 3 + 5 + 7$$

$$B = 2 + 3 + 6 + 7$$

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀




Priority Encoder

A priority encoder is an Encoder circuit that includes the priority function. In priority encoder if two or more inputs are equal to 1 at same time, the input having the highest priority will take precedence.

truth table

I ₃	I ₂	I ₁	I ₀	Y ₁	Y ₀
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1



For Y₁

I ₃ I ₂	I ₁ I ₀	00	01	11	10
00	00	X	0	0	0
01	00	1	1	1	1
10	00	1	1	1	1


$$Y_1 = I_2 + I_3$$

For Y_0

$I_3 I_2$	$I_1 I_0$	00	01	11	10
00	X	0	1	1	
01	0	0	0	0	
11	X	X	X	X	
10	1	1	1	1	


$$Y_0 = I_3 + I_2 I_1$$

Diagram



Multiplexer (Many to one) MUX

- Multiplexer is a digital switch.
- Several data-Input line to single output line by using selection lines.
- 2^n to n selection lines decide which Input go to output.
- Data selector.




$n = 2$
 no. of inputs $\Rightarrow \lceil \log_2 n \rceil$
 $n = 4 \Rightarrow \lceil \log_2 4 \rceil = 2$
 $m = \log_2^2$
 $= 2 \log_2^2$

Adv

- (i) It reduces no. of wires.
- (ii) Reduces circuit complexity & cost.
- (iii) Implementation of various circuit using MUX.

Types: \rightarrow 2:1 MUX, 4:1 MUX, 8:1 MUX, 16:1 MUX, 32:1 MUX


2:1 MUX



E	S	Y
0	X	I ₀
1	0	I ₀
1	1	I ₁

$$Y = E\bar{S}I_0 + ES I_1$$


$$= E [\bar{S}I_0 + S I_1]$$




4x1 MUX

Truth table

S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




When $E = 0 \Rightarrow Y = 0$

8X1 MUX


Truth table

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7



Expression

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$




MUX Tree (obtaining higher order MUX using lower order MUX)

Implement 4x1 MUX using 2x1 MUX

$n = 4 \times 1$

$= 4/2 = 2$

$\frac{2}{2} = 1$ ¹ = 3 req. MUX



Truth table


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

8x1 MUX using 2x1 MUX



Demux


(one to many)




$n = 2^m$ ← selection lines

- One I/P to many output depends on select inputs.
- Reverse operation of MUX
- Data distributor

1:2 DEMUX




E	S ₀	Y ₀	Y ₁
X	0	0	0
1	0	I	0
1	1	0	I




$Y_0 = E \bar{S}_0 I$
 $Y_1 = E S_0 I$

1:4 DEMUX

E	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	x	x	0	0	0	0
1	0	0	I	0	0	0
1	0	1	0	I	0	0
1	1	0	0	0	I	0
1	1	1	0	0	0	I



$Y_0 = E \bar{S}_1 \bar{S}_0 I$
 $Y_1 = E \bar{S}_1 S_0 I$
 $Y_2 = E S_1 \bar{S}_0 I$
 $Y_3 = E S_1 S_0 I$



1:4 DEMUX using 1:2 MUX


no. of 1:2 mux are required

S₁, S₀ select lines

Y₀, Y₁, Y₂, Y₃ outputs

D_{in} - Data input

Working
D_{in} given



Code converters

[Binary to Gray converter]

Binary code				Gray code			
D	C	B	A	G ₃	G ₂	G ₁	G ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	1	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	1	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1

Kmap

G₃

DC \ BA	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$G_3 = D$$

G₂

DC \ BA	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

$$G_2 = \bar{D}C + D\bar{C} = D \oplus C$$

G₁


DC \ BA	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	0	0	1	1

$$G_1 = C\bar{B} + \bar{C}B = C \oplus B = B \oplus C$$

G₀

DC \ BA	00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

$$\bar{B}A + B\bar{A} = A \oplus B$$



Gray to Binary converter

Gray code				Binary code			
G_3	G_2	G_1	G_0	D	C	B	A
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1

Kmap

For D

$G_3 \ G_2$	$G_1 \ G_0$	00	01	11	10
00	00	0	0	0	0
01	00	0	0	0	0
11	00	1	1	1	1
10	00	1	1	1	1

$$= G_3$$

For C

$G_3 \ G_2$	$G_1 \ G_0$	00	01	11	10
00	00	0	0	0	0
01	00	1	1	1	1
11	00	0	0	0	0
10	00	1	1	1	1

$$C = \overline{G_3} G_2 + G_3 \overline{G_2}$$

$$= G_3 \oplus G_2$$


For B

	$G_3 G_2$	$G_1 G_0$	00	01	11	10
00			0	0	1	1
01			1	1	0	0
11			0	0	1	1
10			1	1	0	0

	$G_3 G_2$	$G_1 G_0$	00	01	11	10
00			0	1	0	1
01			1	0	1	0
11			0	1	0	1
10			1	0	1	0

$$\begin{aligned}
 B &= \overline{G_3} \overline{G_2} G_1 + \overline{G_3} G_2 \overline{G_1} + G_3 \overline{G_2} G_1 + G_3 G_2 \overline{G_1} \\
 &= G_1 (\overline{G_3} \overline{G_2} + G_3 G_2) + \overline{G_1} (\overline{G_3} G_2 + G_3 \overline{G_2}) \\
 &= G_1 (\overline{G_3} \oplus \overline{G_2}) + \overline{G_1} (G_3 \oplus G_2) \\
 &= G_1 \oplus G_2 \oplus G_3
 \end{aligned}$$

$$G_3 \oplus G_2 \oplus G_1 \oplus G_0$$



BCD to Excess 3 Converter

Decimal	BCD code				Excess 3 code			
	B ₃	B ₂	B ₁	B ₀	E ₃	E ₂	E ₁	E ₀
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

Kmap

For E₂

	B ₁ B ₀			
B ₃ B ₂	00	01	11	10
00	0	0	0	0
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

$$B_3 + B_2 \bar{B}_0 + B_2 B_1$$

For E₁

	B ₁ B ₀			
B ₃ B ₂	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	1	0	x	x
10	x	x	x	x

$$\bar{B}_1 \bar{B}_0 + B_1 B_0 = B_1 \oplus B_0$$

For E₂

	B ₁ B ₀			
B ₃ B ₂	00	01	11	10
00	0	1	1	1
01	1	0	0	0
11	x	x	x	x
10	0	1	x	x


$$\bar{B}_2 B_1 + \bar{B}_2 B_0 + B_2 \bar{B}_1 \bar{B}_0$$

For E₀

	B ₁ B ₀			
B ₃ B ₂	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	1	0	x	x
10	x	x	x	x

$$\Rightarrow \bar{B}_0$$

BCD code



Excess 3 Code

0000	0001	0010	0011
0100	0101	0110	0111
1000	1001	1010	1011
1100	1101	1110	1111